

# Rethinking Computer Architecture

**Wen-mei Hwu**

University of Illinois, Urbana-Champaign

Celebrating Yale@75

September 19, 2014



# What Yale and I debate about in Samos and other places.





***Problem***

---

***Algorithm***

---

***Program***

---

***ISA (Instruction Set Arch)***

---

***Microarchitecture***

---

***Circuits***

---

***Electrons***

Application developers  
should not deal with  
variations in HW

# The HPS Vision - 1985




FIGURE 1.

- One static program (algorithm)
- Many execution resource configurations
  - Types of Function Units
  - Number of Function Units
  - I-Fetch bandwidth
  - Memory Latencies
- Key enablers
  - Branch prediction
  - Resource mapping
  - Restricted data flow execution
  - Sequential retirement

data flow graph for the entire program is in the machine at one time. We define the active window as the set of ISP instructions whose corresponding data flow nodes are

Patt, Hwu, Shebanow, "HPS, A New Microarchitecture: Rationale and Initial Results

# Some Lessons Learned

- Parallelism and communication costs motivate algorithm changes
  - Locality vs. parallelism tradeoffs in libraries
- Performance and efficiency pressure breaks abstraction
  - Java is great for abstraction portability but insufficient for performance and efficiency
  - MPI, OpenMP apps often explicitly handle hardware-centric details

# Productivity and Performance

## Triolet

```
ys = [sum(x * cos(r*k) for (x, k) in zip(xs, ks))
      for r in par(rs)]
```

- Library functions factor out data decomposition, parallelism, and communication

## C with MPI+OpenMP

```

1*#S1X8""#8()*+,1X8""-..
1/01'2)X8""+345/01'26//7689:,1;X8""#8()*+<<.
1/01'2)X8""(=#5/01'26//7689:,1;X8""-<<.
1*)#S1""#S1(=#>?I@1X8""-I@I?..

1/01'A*+=S5;+34'B,1C,1/01'1DE,1?,1/01'26//7689<.
1/01'A*+=S5;+34'>,1C,1/01'1DE,1?,1/01'26//7689<<.

1*)#S1!"#S1#FGH;+34'B1@!*"H-"IS+34'B,1X8""#8()*+<<.
1*)#S1!"#S1#=-4-"*34'B1@!"FGH;+34'B131X8""#8()*+<<.

1KH)=S1>+,13B+.
1*KIS(=#>><1L
!!!>I@!"#8G$">+.
!!!B+I@!"#8G$">+.
IM
14H+41L
!!!>I@!X=HH)"#5+34'>131+34)KSKH)=<<<.
!!!B+I@!X=HH)"#5+34'>131+34)KSKH)=<<<.
IM
1KH)=S1(+*"FGH;I@!X=HH)"#5*FGH;+34'B131+34)KSKH)=<<<.
1KH)=S13N+*"FGH;I@!X=HH)"#5*FGH;+34'B131+34)KSKH)=<<<.

1*KIS(=#>><1L
1!"#S1#HO)>4(+I@1X8""#8()*+PC.
!!!/01'84Q64+S13(4Q+I@!X=HH)"#5HO)>4(+131R131+34)K5/01'84Q64+S<<<.
!!!"#S1O.
!!!K(150I@I?..I@1S#HO)>4(+..I@TT<1L
!!!!"#S1O)>4(+I@1X8""#8()*+PC.
!!!/01'1+4H-S>+,1+34'>,1/01'U96VE,I0)>4(+I"-",
!!!/01'1+4H-SB>+,1+34'>,1/01'U96VE,I0)>4(+I"-",
!!!/01'1+4H-SB>+,1+34'>,1/01'U96VE,I0)>4(+I"X<<.
!!!/01'1+4H-S(+I1O)>4(+I"-",3*FGH;+34'B,1*FGH;+34'B,1/01'U96VE,I0)>4(+I"-",
!!!/01'1+4H-S(+I1O)>4(+I"-",3*FGH;+34'B,1*FGH;+34'B,1/01'U96VE,I0)>4(+I"X<<.
!!!IM
!!!S4Z*8N5(+*"FGH;,1(+,*FGH;+34'B131+34)KSKH)=<<<.

!!!/01'7="S=HMSHO)>4(+3R,1(4Q+,1/01'ZEVE[Z'Z']D68)\<.
!!!K(44S(4Q+<<.
IM
14H+41L
!!!/01'84*IS>+,1+34'>,1/01'U96VE,1?,
!!!/01'84*IS>+,1/01'26//7689:,1/01'ZEVE[Z']D68)\<.
!!!/01'84*IS>+,1+34'>,1/01'U96VE,1?,
!!!/01'84*IS>+,1/01'26//7689:,1/01'ZEVE[Z']D68)\<.
!!!/01'84*IS(+*"FGH;,1*FGH;+34'B,1/01'U96VE,1?,
!!!/01'84*IS(+*"FGH;,1*FGH;+34'B,1/01'U96VE,1?,
!!!/01'84*IS(+*"FGH;,1/01'26//7689:,1/01'ZEVE[Z']D68)\<.
IM

```

Setup

<b>128-way Speedup</b> <i>(16 cores x 8 nodes)</i>	Triolet	C with MPI+OpenMP
	99	115

```

!!!
!!!!#S1!".
_&(-%I)X818=(#HH4HK)(1+*F4-GH45+S5**<<
!!!K(15I@I?..I!S1*FGH;+34'B,1!TT<1L
!!!I@!)"#S1+I@I?..
!!!!!"#S1#..
!!!!I@I(15aI@I?..IaIS1+34'>..IaTT<
!!!!I+I@I@B+MAXI31)*K5(+*"FGH;+34'B,1/01'U96VE,1?,
!!!!I#N+*"FGH;+34'B,1/01'U96VE,1?,
!!!!IM
!!!!IM

```

```

1/01']=SF4(SN+*"FGH;,1*FGH;+34'B,1/01'U96VE,1N+,1*FGH;+34'B,1/01'U96VE,
!!!!!!!!!!!!!!!!1?,1/01'26//7689<<.

1K(44S(+*"FGH;<<.
1K(44SN+*"FGH;<<.


1*KIS(=#>><1L
!!!K(44S(+<<.
IM
14H+41L
!!!K(44SB+<<.
!!!K(44S>+<<.
IM

```


Cleanup

# Trends in System Design – 2014

- CPUs/GPUs/Accelerators or entire nodes are the new function units
- Compute functions are the new instructions
- Distributed execution of functions to avoid data movement
  - Accelerators in/near Network I/O, Disk I/O, DRAM
  - Some come with own DRAM/SRAM for bandwidth




# Example - Desirable Data Transfer and Compute Behavior



- Runtime/OS should map buffers and compute functions
  - I/O buffer to any major DRAM/SRAM
- Compute functions (decompression) to any CPU/GPU/accelerators



# Example - Today's Data Transfer and Compute Behavior



# A Call to Action

- Redefine system architecture
  - HAS/CUDA 6.0 a step in the right direction
- Redefine ISA binary standard
  - SPIR/HSAIL/PTX with finalizers a step in the right direction
- Redesign OS/Runtime for data and compute mapping
  - UNIX/Linux overdue for redesign
- Provide performance portable domain libraries to sustain abstraction
  - High-level mechanisms such as Triolet and Tangram to fuse and tune library code into apps





**Congratulations, Yale!**