High-Performance Execution of Multithreaded Workloads on CMPs

M. Aater Suleman

Advisor: Yale Patt

HPS Research Group The University of Texas at Austin

How do we use the transistors?

- More transistors → Higher performance core
 - Performance increases without programmer effort
 - Larger cores are complex and consume more power



Pentium M: 50M out of the 77M were cache

- More transistors → More cores
 - Chip Multiprocessors (CMPs)
 - Less complex
 - Run at lower frequency (Power α frequency³)

Multithreading



To leverage CMPs, applications must be split into threads



Easy-to-parallelize Kernels







Serial Kernels



Amdahl's Law

As the number of cores increase, even a small serial part can have significant impact on overall performance



Outline

- Background
- Speeding up serial part
 - Asymmetric Chip Multiprocessor (ACMP)
- Speeding up parallel part
 - Feedback-Driven Threading (FDT)
- Summary

Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Niagara" Approach

- Tile many small cores
- Sun Niagara Processor
- High throughput on the parallel part
- Low performance on the serial part

Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Niagara" Approach

Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Niagara" Approach

Large	Large
core	core
Large	Large
core	core

"Tile-Large" Approach

- Tile a few large cores
- IBM Power 5, AMD Barcelona, Intel Core2Quad
- High performance on the serial part
- Low throughput on the parallel part

Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Niagara" Approach

Large	Large
core	core
Large	Large
core	core

"Tile-Large" Approach

The Asymmetric Chip Multiprocessor (ACMP)

Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Niagara"	Approach

Large core	Large core	
Large core	Large core	

Large core		Niagara -like core Niagara -like core	Niagara -like core Niagara -like core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Tile-Large" Approach

- Provide one large core and many small cores
- Accelerate serial part using the large core
- Execute parallel part on small cores for high throughput

The Asymmetric Chip Multiprocessor (ACMP)

Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Niagara"	Approach
-----------	----------

Large core	Large core	
Large core	Large core	

Laı co	rge ore	Niagara -like core Niagara -like	Niagara -like core Niagara	
		core	core	
Niagara	Niagara	Niagara	Niagara	
-like	-like	-like	-like	
core	core	core	core	
Niagara	Niagara	Niagara	Niagara	
-like	-like	-like	-like	
core	core	core	core	

"Tile-Large" Approach

The Asymmetric Chip Multiprocessor (ACMP)

	1		
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

"Niagara" Approach

Large core	Large core	
Large core	Large core	

Large core		Niagara -like core Niagara -like core	Niagara -like core Niagara -like core	
Niagara	Niagara	Niagara	Niagara	
-like	-like	-like	-like	
core	core	core	core	
Niagara	Niagara	Niagara	Niagara	
-like	-like	-like	-like	
core	core	core	core	

"Tile-Large" Approach

- Analytical experiment details
 - One large core replaces four small cores
 - Large core provides 2x performance

Performance vs. Parallelism



Throughput of ACMP vs. Niagara

Large core		Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core
		Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core
Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like	-like	-like	-like	-like
core	core	core	core	core	core	core	core
Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like	-like	-like	-like	-like
core	core	core	core	core	core	core	core
Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like	-like	-like	-like	-like
core	core	core	core	core	core	core	core
Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like	-like	-like	-like	-like
core	core	core	core	core	core	core	core
Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like	-like	-like	-like	-like
core	core	core	core	core	core	core	core
Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like	-like	-like	-like	-like
core	core	core	core	core	core	core	core
				1			

ACMP Scheduling



			Niagara -like core
			Niagara -like core
			Niagara -like core
Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core

Data Transfers in ACMP

- Data is transferred if the serial part requires the data generated by the parallel part or vice-versa
- ACMP
 - Data is transferred from all small cores
- Niagara/Tile-Large
 - Data is transferred from all but one core
- Number of data transfers increases by only 3.8%

Experimental Methodology

- Configurations:
 - Niagara: 16 small cores
 - Tile-Large: 4 large cores
 - ACMP: 1 large core, 12 small cores
- Simulated existing multithreaded applications without modification

• Simulation parameters:

- x86 cycle accurate processor simulator
- Large core: 2GHz, out-of-order, 128-entry window, 4-wide issue, 12-stage pipeline
- Small core: 2GHz, in-order, 2-wide, 5-stage pipeline
- Private 32 KB L1, private 256KB L2
- On-chip interconnect: Bi-directional ring

Performance Results



Impact of ACMP on Programmer Effort

- ACMP makes performance less dependent on length of the serial part
- Programmers parallelize the easy-to-parallelize kernels
- Hardware accelerates the difficult-to-parallelize serial part
- Higher performance can be achieved with less effort

Outline

- Background
- Speeding up serial part
 - Asymmetric Chip Multiprocessor (ACMP)
- Speeding up parallel part
 - Feedback-Driven Threading (FDT)
- Summary

How Many Threads?

- Some applications:
 - As many threads as the number of cores
- Other applications:
 - Performance saturates
 - Fewer threads than cores

The number of threads must be chosen carefully

Two Important Limitations

- Contention for shared data
 - Data synchronization: Critical section
- Contention for shared resources
 - Off-chip bus

Contention for Critical Section

Contention for Critical Section

Contention for Critical Section

Two Important Limitations

- Contention for shared data
 - Data-synchronization: Critical section
- Contention for shared resources
 Off-chip bus

Off-Chip Bandwidth

Contention for Off-chip Bus

EuclideanDistance (Point A)

for i = 1 to num_dimensions

sum = sum + A[i] * A[i]

Contention for Off-chip Bus

Who Chooses Number of Threads?

- Programmer
 - No! Not for general-purpose workloads
 Large variation in input data and machines
- Uf
 Goal: A run-time mechanism to estimate ne the best number of threads
- Set oquar to the harmon of ooreo
 - Assumption:

More threads ***** More performance

Outline

- Background
- Speeding up serial part
 - Asymmetric Chip Multiprocessor (ACMP)
- Speeding up parallel part
 - Feedback-Driven Threading (FDT)
 - Synchronization-Aware Threading (SAT)
 - Bandwidth-Aware Threading (BAT)
 - Combining SAT and BAT (SAT+BAT)
- Summary

Feedback-Driven Threading (FDT)

Outline

- Background
- Speeding up serial part
 - Asymmetric Chip Multiprocessor (ACMP)
- Speeding up parallel part
 - Feedback-Driven Threading (FDT)
 - Synchronization-Aware Threading (SAT)
 - Bandwidth-Aware Threading (BAT)
 - Combining SAT and BAT (SAT+BAT)
- Summary

Synchronization-Aware Threading (SAT)

Implementing SAT using FDT

- Train
 - Measure the time inside and outside the critical section using cycle counter

• Compute
$$N_{CS} = \sqrt{\frac{\text{Time outside C.S.}}{\text{Time inside C.S.}}}$$

• Execute

Machine Configuration

- CMP: 32 in-order cores (2-wide, 5-stage deep)
- Caches: L1: 8-KB, L2: 64KB. Shared L3: 8MB
- Off-chip bus: 64-bit wide, 4x slower than cores
- Memory: 200 cycle minimum latency

Results of SAT

Adaptation of SAT to Input Data

- Time inside and outside the critical section depends on the input to program
- For PageMine, the best number of threads changes with the page size

Outline

- Background
- Speeding up serial part
 - Asymmetric Chip Multiprocessor (ACMP)
- Speeding up parallel part
 - Feedback-Driven Threading (FDT)
 - Synchronization-Aware Threading (SAT)
 - Bandwidth-Aware Threading (BAT)
 - Combining SAT and BAT (SAT+BAT)
- Summary

Bandwidth-Aware Threading (BAT)

Implementation BAT using FDT

- Train
 - Measure bandwidth utilization using performance counters
- Compute N_{BW} = <u>Total Bandwidth</u> Bandwidth used by a single thread
- Execute

Results of BAT

Adaptation of BAT to System Configuration

- The best number of threads is a function of off-chip bandwidth
- BAT correctly predicts the best number of threads for systems with different bandwidth

Outline

- Background
- Speeding up serial part
 - Asymmetric Chip Multiprocessor (ACMP)
- Speeding up parallel part
 - Feedback-Driven Threading (FDT)
 - Synchronization-Aware Threading (SAT)
 - Bandwidth-Aware Threading (BAT)
 - Combining SAT and BAT (SAT+BAT)
- Summary

Combining SAT and BAT

- Train
 - Train for both SAT and BAT
- Compute

 $N_{SAT+BAT} = MIN (N_{CS}, N_{BW}, Num. cores)$

• Execute

Results of SAT+BAT

On average, (SAT+BAT) reduces the execution time by 17% and power by 59%

K

Comparison with Static-Best

Simulate all possible number of threads and choose the best

Outline

- Background
- Speeding up serial part
 - Asymmetric Chip Multiprocessor (ACMP)
- Speeding up parallel part
 - Feedback-Driven Threading (FDT)
 - Synchronization-Aware Threading (SAT)
 - Bandwidth-Aware Threading (BAT)
 - Combining SAT and BAT (SAT+BAT)
- Summary

Summary

- CMPs have increased the importance of multithreading
- Performance of both serial and parallel parts is important
- Asymmetric Chip Multiprocessor (ACMP)
 - Accelerates the serial portion using a high-performance core
 - Provides high throughput on the parallel portion using multiple small cores
- Feedback-Driven Threading (FDT)
 - Estimates best number of threads at run-time
 - Adapts to input sets and machine configurations
 - Does not require programmer/user intervention

• Thank You

